In this paper a new analog-to-digital converter (ADC) architecture for the conversion of currents down to the subpicoampere range is presented. A single transistor stage is used to integrate and amplify the input current resulting in simple and area-effective designs. Although the transfer function of the transistor is not linear, inherent linearity of the conversion is achieved by a constant transistor voltage swing and correlated double sampling. The circuit is well suited for highly integrated sensor systems due to its full compatibility with digital CMOS technology and low area requirements. The current-mode design allows low-voltage operation and results in wide dynamic range (140 dB with superimposed bias current) depending only on timing requirements.
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INTRODUDCTION
Integrating sensor, analog-to-digital converter (ADC) and following digital signal processing circuitry on the same substrate becomes more and more important to reduce cost of sensor systems and to increase performance. Interconnection complexity can be reduced resulting in lower production cost and enhanced performance due to shorter connections and smaller capacitances.
The most favorable IC technologies to implement such a 'system-on-a-chip' are standard digital CMOS technologies. They are widely available, cheap and offer good design support, especially for digital circuitry. Minimum gate length down to 0.18 µm will be available for research prototyping in the very near future, which will reduce chip area and cost.
There is a large field of applications for these sensor systems like biomedical signal processing or image sensing. With larger production volumes and decreasing costs sensor systems will be available for even more applications in automotive or consumer electronics, e.g. mobile communication and mobile computing.
With the growing need for low-power circuits, supply voltage has to be reduced. In traditional voltage-mode circuits this leads to lower resolution and smaller dynamic range. Current-mode circuits on the other hand feature inherent large dynamic range independent of the supply voltage. Several ADC designs in the currentmode domain with supply voltages below 2 V have been reported [1] .
Switched-current (SI) circuits are sampled-data signal processing circuits introduced by Toumazou et al. [2] . In contrast to switched-capacitor (SC) circuits, which are sampled-data signal processing circuits in the voltage domain, SI circuits feature simple circuit architecture and full compatibility with digital CMOS technology because they don't require linear capacitors.
For the reasons outlined above our CMOS ADC circuit architecture presented in this paper is working in the current domain. We don't use traditional SI stages, though we use SI-like circuit blocks in our design. One of our main objective was design simplicity to allow integration with little area requirements while keeping the performance on a high level. Possible applications are sensor frontends, which provide very low input signal currents. Furthermore, sensor array configurations could be provided with an independent ADC in each signal path to eliminate multiplexing errors or to allow longer time slots for conversion. With smaller geometries implementations of the crucial parts of the ADC in each element of a 2D array could become possible. This could for example lead to a further development of CMOS active pixels [3, 4] , which have some signal conditioning in each element.
CIRCUIT ARCHITECTURE
The block diagram of the ADC circuit architecture is shown in Fig. 1 . As mentioned above the converter works in the current domain and therefore the input signal is a current. The integrator and amplifier stage, which is shown in more detail in Fig. 2 , basically consists of a single transistor T 1 with its gate-source capacitance used as the integrator capacitance C int . After resetting the voltage over C int by closing switch S 1 , similar to the switched-current technique, S 1 is opened and the input current i in is integrated on C int resulting in a decreasing charge Q on C int . Assuming a constant transfer function of transistor T 1 , the correspondence between the output current i int and the charge Q is a definite and invariable function
(
This output current i int is processed by a window current comparator and a counter, which measure the time ∆t between the crossings of the current level I int1 and current level I int2 of the comparator. A constant output current difference ∆I = I int2 -I int1 combined with (1) yields a constant charge difference ∆Q on C int for the integration time ∆t and
is valid. For a constant input current i in (2) then yields As only small voltage swings on the gate of the transistor T 1 are used, the transfer function of T 1 can be linearized in the operating point and a small-signal analysis can be applied to determine the constant a in (3). Using
for the small-signal integration voltage v int with q as the small-signal charge on C int a becomes
where g m1 is the transconductance of transistor 
Ultralow input currents require a superimposed bias current I B (i in = i s + I B ) in order to keep a minimum sampling rate independent of the signal current i s and to enable a zero signal current calibration, which is applied alternatively with the signal measurements. (3) then yields
and the ratio i s /I B can be determined by two time measurements: Clockfeedthrough of the reset switch S 1 produces an offset in the voltage ramp v int and the current ramp i int after resetting and is reduced by a dummy switch technique as well as an offset compensation stage [7] as shown in Fig. 2 . kT/C and low-frequency noise are reduced by the offset compensation stage and by the correlated double sampling principle realized by the window current comparator.
PERFORMANCE
In order to evaluate the circuit architecture of our ADC we used a photodiode to generate the input current (Fig. 2) . To minimize dark current and to improve linearity, the diode voltage is kept at zero volts by an operational amplifier (opamp) feedback circuit. The output of the opamp controls the gate voltage of a transistor to regulate the photodiode voltage and to transfer the photocurrent to the output of this photocurrent source.
In our test circuit the current swing ∆I was transformed into a voltage swing ∆V by a resistor R L . The input current i in was generated by the photocurrent source. Although we implemented the window current comparator and the counter in a 1 µm CMOS technology, the experimental results presented are based on measurements carried out by a discrete component voltage comparator and a high-speed counter equipment. The timing resolution of this counter was well above the application requirements in order to determine the full performance of the preceding stages.
There are three dominant noise sources in the investigated circuit. Shot noise generated in the photodiode, thermal noise of the opamp in the photocurrent source dominated by its input transistors, and thermal noise of the integrating and amplifying transistor T 1 . The contribution of each of these noise sources can be referred to the input of the converter by a noise-equivalent input current i neq .
The contribution of the shot noise yields (9) where ∆V int is the voltage swing on the integrator capacitance C int and q e the elementary charge. ∆V int is determined by
(10)
where g m1 is the transconductance of the integrating and amplifying transistor T 1 .
The thermal noise of the opamp in the photocurrent source yields
where C ph is the capacitance of the photodiode, k the Boltzmann constant, T the temperature in degrees kelvin, B the applicable signal bandwidth of the circuit and g p the transconductance of the two noise dominating input transistors of the opamp in the photocurrent source.
The third noise source is the thermal noise of the integrating and amplifying transistor T 1 and yields
The total signal-to-noise ratio (SNR) corresponding to the above mentioned noise contributions was measured and compared to theory in Fig. 3 , which yields Using (9), (11) and (12) the resulting SNR is independent of the input current i in .
Given a sampling interval or measurement time ∆t max , the input currents i in have to be larger or equal to a minimum input current in order to comply with the window comparator principle. This minimum input current is given by (3) with ∆t = ∆t max . The maximum input current is determined by the maximum slope of the signal ramp depending on the bandwidth of the circuit. The minimum and maximum input currents corresponding to a given ∆t max can be determined by Fig. 4 , e.g. for a measurement time ∆t max of 1 ms a minimum input current of 20 pA was measured. The parameter values were as follows:
The SNR of the minimum input current at a given measurement time ∆t max has a constant value independent of ∆t max , e.g. 37 dB in our example. For a given measurement time ∆t max of 1 ms with the minimum input current of 20 pA, this SNR corresponds to a noise-equivalent input current of 290 fA. We measured a minimum input current of 66 fA, which was the dark current of the circuit. The upper trace in Fig. 3 shows the SNR of the maximum input current at a given measurement time ∆t max if the current is continuously measured and averaged during the whole sampling interval ∆t max . The dominating noise source was identified as the thermal noise of the opamp in the photocurrent source. It is roughly one order of magnitude larger than the thermal noise of the integrating and amplifying transistor T 1 , which would yield a higher SNR by about 30 dB. The reason for the dominance of the thermal noise of the photocurrent source is the large capacitance of the photodiode C ph . This could be circumvented with more suitable structures, e.g. photogates [8] .
The degradation of the measured curves with short measurement times results from a bandwidth limitation at the measurement node (node 2 in Fig. 2 ). This is due to the high capacitive load by the measurement setup. This effect is also visible in Fig. 4 , where the linearity degrades with short measurement times.
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1.E+04 Another big advantage of our converter is the fast measurement of very low signal currents with a relatively high SNR. Compared to the above example the lowest full-scale input signal current for a published current-mode ADC we found was 1 nA with 4 bit resolution, which corresponds to a SNR of 24 dB (Lye and Syrzycki [9] ).
The dynamic range of our ADC can be determined from Fig. 4 and yields 110 dB in our example with a dark current of 66 fA. To keep the sampling rate high, a minimum input current must be provided; therefore, the input current range does not reach down to the noiseequivalent signal current and the SNR at minimum signal current is not equal to zero. With a bias current I B superimposed to the signal current i s the input current is i in = i s + I B and the dynamic range can be enlarged approximately by the SNR of the minimum input current resulting in an increased dynamic range of more than 140 dB in our example. A slight reduction of the dynamic range refers to the noise contribution of the bias current I B .
All of the circuit blocks presented here have been integrated in 1 µm CMOS technology. Measurements described in this paper have been performed at a supply voltage of 3.3 V. Although we didn't investigate on lower supply voltage, we can estimate supply voltages of 2.7 V and even lower regarding the circuit layout.
The total area of the ADC including the integrator and amplifier stage, the window current comparator and the counter without the timing and control logic is 0.097 mm 2 .
CONCLUSIONS
A new ADC circuit architecture with a single transistor as integrator and amplifier was presented. We successfully used a transistor with a nonlinear transfer function for a inherent linear ADC. The applied timedomain measurement technique yields a high dynamic range of 110 dB and very low signal currents down to the subpicoampere range can be measured with a SNR of more than 35 dB. With a superimposed bias current the dynamic range can be expanded to more than 140 dB and currents down to 1 fA can be measured. The ADC features digital CMOS compatibility and low area requirements and is therefore well suited for "systemon-a-chip" solutions with sensor, ADC and digital signal processing circuitry on the same substrate. These cost-effective sensor systems can be employed in a wide range of applications including biomedical, image sensing and mobile electronics applications.
